Notice of References Cited Application/Control No. 09/648,540 Examiner Carlos Ortiz-Rodriguez Applicant(s)/Patent Under Reexamination SCHAPIRA ET AL. Page 1 of 2

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	Α	US-6,090,149	07-2000	Nair et al.	703/14
*	В	US-6,100,830	08-2000	Dedic, Ian Juso	341/136
	С	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	Н	US-			
	_	US-			
	j	US-			
	К	US-			
	L	US-			
	М	US-			

FOREIGN PATENT DOCUMENTS

	Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
N					
0			·		
Р				<u> </u>	
ď					
R					
s					
Т					
	O P Q R	N	N	N	N

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)					
	U	Thelen et al., "Simulating Mixed Analog-Digital Circuits on a Digital Simulator", IEEE, 1988.					
	v	IEE Proceedings, Vol. 136, PT. G, No. 3, June 1989					
	w	Shi et al., "Use of VHDL to Model and Simulate Analog-Digital IC's", IEEE, 1992.					
	x	Minoura et al., "Structural Active Object Systems for Simulation", ACM, 1993.					

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

	Nation of Defense				Applicant(s)/Patent Under Reexamination SCHAPIRA ET AL.			
	Notice of Reference	s Citea	Examiner		Art Unit			
		Carlos Ortiz-R	Carlos Ortiz-Rodriguez		Page 2 of 2			
		Į	J.S. PATENT DOCUME	NTS				
k	Document Number Country Code-Number-Kind Code	Date MM-YYYY		Name		Classification		
A	US-							
В	US-							
С	US-							
D	US-							
Ε	US-				==============================			
F	US-		,					
G	US-							
Н	US-							
1	US-			e				
J	US-							
к	US-							
L	US-							
M	US-							
		FOF	REIGN PATENT DOCU	MENTS				
	Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Na	ame	Classification		
N								
0								
Р								
Q								
R								
s								
Т								
			NON-PATENT DOCUME					
—	Inclu	Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)						
U	Chamberlain, "Parallel Logic Simulation of VLSI Systems", ACM, 1995.							
V	Low et al., "Cadence-based s	Low et al., "Cadence-based simulation of floating-gate circuits using the EKV model", IEEE, 1999.						
 	Yuan et al., "Floating-point analog-to-digital converter", IEEE, 1999.							

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

Х